

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent

6,211,695

Dated:

Number:

April 3, 2001

Inventor(s)

Agrawal et al.

Title: FPGA Integrated Circuit Having Embedded SRAM

Memory Blocks With Registered Address and

Input Sections

PATENT

APPROVED

MAR 2 1 2002

FOR THE DIRECTOR OF USPTO

Customer No. 29416

REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 C.F.R. § 1.322

Commissioner for Patents Washington, DC 20231

Sir:

OCT 0 6 2001

Review of the above-identified patent has revealed errors due to mistake of the Patent and Trademark Office and errors due to the mistake of applicants.

The corrections in the patent and the corresponding locations in the application are set forth as follows:

PATENT

Application

Column 42, line 28	Response A of 10/24/00, page 3, line 20
Column 44, line 33	Response A of 10/24/00, page 8, line 21
Column 46, line 22	Response A of 10/24/00, page 13, line 2
Column 48, line 35	Response A of 10/24/00, page 18, line 1
Column 49, line 16	Response A of 10/24/00, page 20, line 2
Column 50, line 28	Response A of 10/24/00, page 22, line 17
Column 54, lines 58 & 64	Response A of 10/24/00, page 33, lines 1&6

Pursuant to 37 C.F.R. § 1.322, the undersigned attorney, as a representative of an owner of an interest in the patent, requests that a CERTIFICATE OF CORRECTION be issued.

Enclosed is a form PTO-1050 showing the corrections.

The Commissioner is hereby authorized to charge any fees associated with this communication to Deposit Account No. 501958. A duplicate copy of this authorization is enclosed.

Respectfully submitted,

Date: 10/2/6/

By: Mark Becker

Associate General Counsel, IP

Reg. No. 31,325 (503) 268-8629

Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124

Phone: (503) 268-8629 Fax: (503) 268-8077 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO

: 6,211,695

DATED

April 3, 2001

INVENTOR(S):

Agrawal et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 42, line 28, "processing:" should be --processing;--.

Column 44, line 33, "resources:" should be --resources;--.

Column 46, line 22 after "(VGB's)" insert a comma (,).

Column 48, line 35, "claim 27" should be --claim 25--.

Column 49, line 16, after "subsets" insert --of--.

Column 50, line 28, after "by", delete "a".

Column 54, lines 58 and 64, after "can" insert --be--.

MAILING ADDRESS OF SENDER: Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124 6,211,695 PATENT NO. _____

No. of additional copies



Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comment on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.